
- Timing From Microseconds to Hours
- Astable or Monostable Operation
- Adjustable Duty Cycle
- TTL-Compatible Output Can Sink or Source up to 200 mA
- Functionally Interchangeable With the Signetics NE555, SA555, SE555, SE555C; Have Same Pinout

SE555C FROM TI IS NOT RECOMMENDED FOR NEW DESIGNS

description

These devices are precision monolithic timing circuits capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle may be independently controlled with two external resistors and a single external capacitor.



NC-No internal connection

The threshold and trigger levels are normally two-thirds and one-third, respectively, of V_{CC}. These levels can be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. RESET can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low. Whenever the output is low, a low-impedance path is provided between DISCH and ground.

The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.

The NE555 is characterized for operation from 0° C to 70° C. The SA555 is characterized for operation from -40° C to 85° C. The SE555 and SE555C are characterized for operation over the full military range of -55° C to 125° C.

AVAILABLE OPTIONS

			PACKAGE						
TA	V _{THRES} max V _{CC} = 15 V	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (P)	CHIP FORM (Y)			
0°C to 70°C	11.2 V	NE555D			NE555P				
-40°C to 85°C	11.2 V	SA555D			SA555P	NE555Y			
-55°C to 125°C	10.6 V 11.2 V	SE555D SE555CD	SE555FK SE555CFK	SE555JG SE555CJG	SE555P SE555CP	1120001			


The D package is available taped and reeled. Add the suffix R to the device type (e.g., NE555DR).

FUNCTION TABLE

RESET	TRIGGER VOLTAGET	THRESHOLD VOLTAGET	OUTPUT	DISCHARGE SWITCH	
Low	Irrelevant	Irrelevant	Low	On	
High	< 1/3 V _{DD}	Irrelevant	High	Off	
High	> 1/3 V _{DD}	> 2/3 V _{DD}	Low	On	
High	> 1/3 V _{DD}	< 2/3 V _{DD}	As previously established		

[†] Voltage levels shown are nominal.


functional block diagram



RESET can override TRIG, which can override THRES. Pin numbers shown are for the D, JG, and P packages only.

chip information

These chips, properly assembled, display characteristics similar to the NE555 (see electrical table for NE555Y). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (See Note 1)		
Input voltage (CONT, RESET, THRES,	and TRIG)	V _{CC}
Output current		±225 mA
Continuous total dissipation		See Dissipation Rating Table
Operating free-air temperature range:	NE555	0°C to 70°C
	SA555	–40°C to 85°C
	SE555, SE555C	–55°C to 125°C
Storage temperature range		–65°C to 150°C
Case temperature for 60 seconds: FK p	oackage	260°C
Lead temperature 1,6 mm (1/16 inch) fr	om case for 10 seconds: D or P packag	ge 260°C
Lead temperature 1,6 mm (1/16 inch) fr	om case for 60 seconds: JG package	300°C

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG (SE555, SE555C)	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
JG (SA555, NE555C)	825 mW	6.6 mW/°C	528 mW	429 mW	N/A
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	N/A

recommended operating conditions

	NE555		SA555		SE555		SE555C		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V _{CC}	4.5	16	4.5	16	4.5	18	4.5	16	V
Input voltage (CONT, RESET, THRES, and TRIG)		VCC		VCC		VCC		VCC	V
Output current		±200		±200		±200		±200	mA
Operating free-air temperature, TA	0	70	-40	85	-55	125	-55	125	°C



electrical characteristics, V_{CC} = 5 V to 15 V, T_A = 25°C (unless otherwise noted)

PARAMETER	TEST COND	TEST CONDITIONS		SE555			NE555, SA555, SE555C		
				TYP	MAX	MIN	TYP	MAX	
TUPES voltage level	THRES voltage level		9.4	10	10.6	8.8	10	11.2	V
THRES voltage level	V _{CC} = 5 V		2.7	3.3	4	2.4	3.3	4.2	V
THRES current (see Note 2)				30	250		30	250	nA
TRIC voltage lovel	V _{CC} = 15 V		4.8	5	5.2	4.5	5	5.6	V
TRIG voltage level	V _{CC} = 5 V		1.45	1.67	1.9	1.1	1.67	2.2	V
TRIG current	TRIG at 0 V			0.5	0.9		0.5	2	μΑ
RESET voltage level			0.3	0.7	1	0.3	0.7	1	V
RESET at V _{CC}				0.1	0.4		0.1	0.4	mA
RESET current	RESET at 0 V			-0.4	-1		-0.4	-1.5	IIIA
DISCH switch off-state current				20	100		20	100	nA
CONIT violations (on an aliminia)	V _{CC} = 15 V		9.6	10	10.4	9	10	11	V
CONT voltage (open circuit)	V _{CC} = 5 V		2.9	3.3	3.8	2.6	3.3	4	V
		$I_{OL} = 10 \text{ mA}$		0.1	0.15		0.1	0.25	
	V _{CC} = 15 V	$I_{OL} = 50 \text{ mA}$		0.4	0.5		0.4	0.75	
Low-level output voltage	ACC = 12 A	I _{OL} = 100 mA		2	2.2		2	2.5	V
Low-level output voltage		I _{OL} = 200 mA		2.5			2.5		V
	V _{CC} = 5 V	$I_{OL} = 5 \text{ mA}$		0.1	0.2		0.1	0.35	
	ACC = 2 A	I _{OL} = 8 mA		0.15	0.25		0.15	0.4	
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$I_{OH} = -100 \text{ mA}$	13	13.3		12.75	13.3		
High-level output voltage	V _{CC} = 15 V	$I_{OH} = -200 \text{ mA}$		12.5			12.5		V
	V _{CC} = 5 V	$I_{OH} = -100 \text{ mA}$	3	3.3		2.75	3.3		
	Output low, No load	V _{CC} = 15 V		10	12		10	15	mA
Supply current	Cutput low, No load	V _{CC} = 5 V		3	5		3	6	
Сарру сапен	Output high, No load	V _{CC} = 15 V		9	10		9	13	
	Output might, No load	V _{CC} = 5 V		2	4		2	5	

NOTE 2: This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of Figure 12. For example, when V_{CC} = 5 V, the maximum value is $R = R_A + R_B \approx 3.4$ M Ω , and for V_{CC} = 15 V, the maximum value is 10 M Ω .

operating characteristics, V_{CC} = 5 V and 15 V

PARAMETER		TEST CONDITIONS [†]	SE555		NE555, SA555, SE555C			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	
Initial array of timing interval	Each timer, monostable§	T 25°C		0.5%	1.5%		1%	3%	
Initial error of timing interval‡	Each timer, astable¶	$T_A = 25^{\circ}C$		1.5%			2.25%		
Temperature coefficient	Each timer, monostable§	T _A = MIN to MAX		30	100		50		nnm/°C
of timing interval	Each timer, astable¶		$\int_{0}^{1} \int_{0}^{1} \int_{0$		90			150	
Supply voltage sensitivity	Each timer, monostable§	T. 25°C		0.05	0.2		0.1	0.5	
of timing interval	Each timer, astable¶	T _A = 25°C		0.15			0.3		%/V
Output pulse rise time		$C_L = 15 pF,$		100	200		100	300	no
Output pulse fall time		C _L = 15 pF, Т _Д = 25°C		100	200		100	300	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] Values specified are for a device in a monostable circuit similar to Figure 9, with component values as follow: $R_A = 2 \text{ k}\Omega$ to 100 k Ω , $C = 0.1 \,\mu\text{F}$. ¶ Values specified are for a device in an astable circuit similar to Figure 12, with component values as follow: $R_A = 1 \,\text{k}\Omega$ to 100 k Ω , $C = 0.1 \,\mu\text{F}$.



[‡] Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

SLFS022 - SEPTEMBER 1973 - REVISED FEBRUARY 1992

electrical characteristics, V_{CC} = 5 V to 15 V, T_A = 25°C (unless otherwise noted)

PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
THRES voltage level VCC = 15 V VCC = 5 V			8.8	10	11.2	V
THRES voltage level	V _{CC} = 5 V		2.4	3.3	4.2	v l
THRES current (see Note 2)				30	250	nA
TRIC voltage level	V _{CC} = 15 V		4.5	5	5.6	V
TRIG voltage level	V _{CC} = 5 V		1.1	1.67	11.2 4.2 250	V
TRIG current	TRIG at 0 V			0.5	2	μΑ
RESET voltage level			0.3	0.7	1	V
DESET gurrent	RESET at V _{CC}			0.1	0.4	mA
RESET CUITERIL	RESET at 0 V			-0.4	-1.5	IIIA
DISCH switch off-state current				20	100	nA
CONT voltage (apan circuit)	V _{CC} = 15 V		9	10	11	V
CONT voltage (open circuit) VCC = 5 V			2.6	3.3	4	V
		I _{OL} = 10 mA		0.1	0.25	
	\/00 - 15 \/	I _{OL} = 50 mA		0.4	0.75	
Low lovel output voltage	V _{CC} = 15 V	2.4 3.3 4.2 30 250	V			
Low-level output voltage		I _{OL} = 200 mA		.4 3.3 4.2 30 250 .5 5 5.6 .1 1.67 2.2 0.5 2 .3 0.7 1 0.1 0.4 -0.4 -1.5 20 100 9 10 11 .6 3.3 4 0.1 0.25 0.4 0.75 2 2.5 0.1 0.35 0.15 0.4 75 13.3 12.5 75 3.3 10 15 3 6 9 13	v	
	V _{CC} = 5 V	$I_{OL} = 5 \text{ mA}$		0.1	11.2 4.2 250 5.6 2.2 2 1 0.4 -1.5 100 11 4 0.25 0.75 2.5 0.35 0.4	
	ACC = 2 A	$I_{OL} = 8 \text{ mA}$		0.15	0.4	
	V _{CC} = 15 V	$I_{OH} = -100 \text{ mA}$	12.75	13.3		
High-level output voltage	VCC = 13 V	$I_{OH} = -200 \text{ mA}$		12.5		V
	V _{CC} = 5 V	$I_{OH} = -100 \text{ mA}$	2.75	3.3		
TRIG current RESET voltage level RESET current DISCH switch off-state current CONT voltage (open circuit) Low-level output voltage	Output low, No load	V _{CC} = 15 V		10	15	
Supply current	Output low, No load	V _{CC} = 5 V		3.8 10 11.2 2.4 3.3 4.2 30 250 3.5 5 5.6 .1 1.67 2.2 0.5 2 0.3 0.7 1 0.1 0.4 -0.4 -1.5 20 100 9 10 11 2.6 3.3 4 0.1 0.25 0.4 0.75 2 2.5 2.5 0.1 0.35 0.15 0.4 75 13.3 12.5 75 3.3 10 15 3 6 9 13	mA	
Зарру сапен	Output high, No load	V _{CC} = 15 V		9	13	111/4
	Cutput riigii, No load	V _{CC} = 5 V		2	5	

NOTE 2: This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of Figure 12. For example, when V_{CC} = 5 V, the maximum value is $R = R_A + R_B \approx 3.4$ M Ω , and for V_{CC} = 15 V, the maximum value is 10 M Ω

operating characteristics, V_{CC} = 5 V and 15 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Initial array of timing into mult	Each timer, monostable [‡]			1%	3%	
Initial error of timing interval [†]	Each timer, astable§]		2.25%		
	Each timer, monostable‡			0.1	0.5	%/V
Supply voltage sensitivity of timing interval	Each timer, astable§]		0.3		%/V
Output pulse rise time		C: 45 pF		100	300	
Output pulse fall time	·	C _L = 15 pF		100	300	ns


[†] Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.





^{\$\}forall \text{Values specified are for a device in a monostable circuit similar to Figure 9, with component values as follow: $R_A = 2 \text{ k}\Omega$ to 100 k Ω , $C = 0.1 \text{ }\mu\text{F}$. \$\text{Values specified are for a device in an astable circuit similar to Figure 12, with component values as follow: $R_A = 1 \text{ k}\Omega$ to 100 k Ω , $C = 0.1 \text{ }\mu\text{F}$.


LOW-LEVEL OUTPUT VOLTAGE


TYPICAL CHARACTERISTICS[†]












[†]Data for temperatures below 0°C and above 70°C are applicable for SE555 circuits only.



TYPICAL CHARACTERISTICS[†]




[†]Data for temperatures below 0°C and above 70°C are applicable for SE555 circuits only.



monostable operation

For monostable operation, any of these timers may be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to TRIG sets the flip-flop (\overline{Q} goes low), drives the output high, and turns off Q1. Capacitor C is then charged through R_A until the voltage across the capacitor reaches the threshold voltage of THRES input. If TRIG has returned to a high level, the output of the threshold comparator will reset the flip-flop (\overline{Q} goes high), drive the output low, and discharge C through Q1.




Pin numbers shown are for the D, JG, and P packages.

Figure 9. Circuit for Monostable Operation

Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high at the end of the timing interval. Because of the threshold level and saturation voltage of Q1, the output pulse duration is approximately $t_{\rm W}=1.1\,{\rm R}_{\rm A}{\rm C}.$ Figure 11 is a plot of the time constant for various values of ${\rm R}_{\rm A}$ and C. The threshold levels and charge rates are both directly proportional to the supply voltage, $V_{\rm CC}$. The timing interval is therefore independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and re-initiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to $V_{\rm CC}$.



Time - 0.1 ms/div

Figure 10. Typical Monostable Waveforms





Figure 11. Output Pulse Duration vs Capacitance



astable operation

As shown in Figure 12, adding a second resistor, R_{B_1} to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C will charge through R_{A} and R_{B} and then discharge through R_{B} only. The duty cycle may be controlled, therefore, by the values of R_{A} and R_{B} .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($\approx 0.67 \bullet V_{CC}$) and the trigger-voltage level ($\approx 0.33 \bullet V_{CC}$). As in the monostable circuit, charge and discharge times (and therefore the frequency and duty cycle) are independent of the supply voltage.



Pin numbrs shown are for the D, JG, and P packages.

NOTE A: Decoupling CONT voltage to ground with a capacitor may improve operation. This should be evaluated for individual applications.

Figure 12. Circuit for Astable Operation




Figure 13. Typical Astable Waveforms

Figure 13 shows typical waveforms generated during astable operation. The output high-level duration t_H and low-level duration t_I may be calculated as follows:

$$t_{H} = 0.693 (R_{A} + R_{B}) C$$

 $t_{L} = 0.693 (R_{B}) C$

Other useful relationships are shown below.

$$\begin{aligned} \text{period} &= t_\text{H} + t_\text{L} = 0.693 \; (\text{R}_\text{A} + 2\text{R}_\text{B}) \; \text{C} \\ \text{frequency} &\approx \frac{1.44}{(\text{R}_\text{A} + 2\text{R}_\text{B}) \; \text{C}} \end{aligned}$$

Output driver duty cycle =
$$\frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B}$$

Output waveform duty cycle

$$= \frac{t_H}{t_H + t_L} = 1 - \frac{R_B}{R_A + 2R_B}$$

$$t_L \qquad R_B$$

Low-to-high ratio =
$$\frac{t_L}{t_H} = \frac{R_B}{R_A + R_B}$$





Figure 14. Free-Running Frequency


missing-pulse detector

The circuit shown in Figure 15 may be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is continuously retriggered by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as illustrated in Figure 16.



Pin numbers shown are shown for the D, JG, and P packages.

Figure 15. Circuit for Missing Pulse Detector



Time - 0.1 ms/div

Figure 16. Circuit for Missing Pulse Detector



frequency divider

By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure 17 illustrates a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle.





Figure 17. Divide-By-Three Circuit Waveforms

pulse-width modulation

The operation of the timer may be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 18 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 19 illustrates the resulting output pulse-width modulation. While a sine-wave modulation signal is illustrated, any wave shape could be used.

 $R_A = 3 k\Omega$ $C = 0.02 \mu F$

APPLICATION INFORMATION



Pin numbers shown are for the D, JG, and P packages only.

NOTE A: The modulating signal may be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.


 $R_L = 1 k\Omega$ See Figure 18 Modulation Input Voltage /oltage – 2 V/div Time - 0.5 ms/div

Figure 18. Circuit for Pulse-Width Modulation

Figure 19. Pulse-Width Modulation Waveforms

pulse-position modulation

As shown in Figure 20, any of these timers may be used as a pulse-position modulator. This application modulates the threshold voltage, and thereby the time delay, of a free-running oscillator. Figure 21 illustrates a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.



Pin numbers shown are for the D, JG, and P packages only.

NOTE A: The modulating signal may be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

 $R_A = 3 k\Omega$ $R_B = 500 \Omega$ $R_L = 1 k\Omega$ See Figure 20 Voltage – 2 V/div **Modulation Input Voltage Output Voltage Capacitor Voltage**


Time - 0.1 ms/div

Figure 20. Circuit for Pulse-Position Modulation

Figure 21. Pulse-Position-Modulation Waveforms



sequential timer



S closes momentarily at t = 0.

Pin numbers shown are for the D, JG, and P packages only.

Figure 22. Sequential Timer Circuit

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits may be connected to provide such sequential control. The timers may be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 22 illustrates a sequencer circuit with possible applications in many systems, and Figure 23 shows the output waveforms.




Figure 23. Sequential Timer Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com